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INTRODUCTION: SEMICONDUCTOR MEMORIES BEYOND DRAM AND FLASH
Dynamic Random-Access Memory (DRAM) and Flash are two types of cominercially available siliconbased memories. The memory element in DRAMs is a capacitor that is accessed by a Si-based MOSFET acting as electronic switch. The leakage currents through the Si MOSFETs are so high that the memory cell has to he refreshed hundreds of times per second. As a consequence the memory draws power contunuosly, even when data is not being read or written, and it loses the data when the power is switched off. DRAM is, however, the only available memory at present that can he used for data processing as it enables unlimited number of fast writing cycles. The other type of commercially available memory -flash -is used for data storage. It is a nonvolatile memory, based on a single-transistor cell with a floating polysilicon gate inserted between the control gate and the MOSFET channel. To write data in flash cells, electrons are forced through the dielectric surrounding the floating gate. This results in relatively long writing times and severely limited number of writing cycles, preventing the use oftliis memory type for data processing.
Both types of semiconductor memories, DRAM and flash. are approaching their limits in terms of memorycapcity increase. The problem with the l C l T cell in DRAMS is that it. is increasingly difficult to sense the charge stored by ever decreasing capacitance that is necessary for the capacity increase. In the case of flash, the limit to the capacity increase is due to high voltages needed to inject electrons into the floating gate. This problem will he alleviated by the use of multiple memory levels, hut nonetheless, the capacity increase of flash memories becomes increasingly difficult. 
CHARGE RETENTION TIMES
A gate voltage that is larger (in absolute terms) thaii the threshold voltage of a MOS capacitor on Sic sets the MOS capacitor in deep depletion mode. This is because the thermal generation of minority carriers is extremely low at room temperature and there is no other source that would provide the minority carriers. The depletion layer at the semiconductor surface is then extended beyond the stronginversion value to provide the depletion-layer charge as a replacement for the inversion-layer charge. As a result, the deep depletion capacitance drops below the value of the strong-inversion capacitance.
The deep depletion mode is a nonequilibrium state of the MOS capacitor. This means, the MOS capacitance should increase from the deep depletion level toward tlic inversion level as the generation mechanisms provide minority carriers that accumulate in the inversion layer. This process is immeasurably slow at room temperature for MOS capacitors with good SiC-Si02 interfaces. However, the capacitance change can he measured at temperatures high enough to accelerate the generation rate. Assuming exponential increase of the capacitance from the deep depletion toward the inversion level, the time constant of the exponential dependence can be extracted from the measwed results. This time constant is the capacitance relaxation time. However, it also provides a good estimate 0-7803-8166-1/04/$17.00 0 2004 IEEE of how long a nonequilihrium charge can he retained at a depleted SIC surface. Therefore, this time constant can also he referred to as charge retention rime Fig. 1 shows measured charge-retention times for MOS capacitors on 4H-and 6H-Sic with gate oxides obtained by two different nitridation techniques: (1) the sandwich process (100% NO/dry 02/100%NO) and (2) high-temperature diluted-N20 process [3 I].
Assuming Arrhenius type dependence of the chargeretention times on temperature, the high-temperature results can be extrapolated to room temperature. This provides estimates of the charge-retention times at room temperature. In the case of 4H-SiC, the room temperature retention times were 10" years for the sandwich process and IO9 years for the diluted N 2 0 process. The sandwich process on 6H-Sic produced a lower value of IO6 years. As these results illustrate, the charge-retention times are strongly affected by the gate-oxide processing, which indicates a strong dependence on the interface-trap density. This conclusion has been confirmed in a subsequent study of the generation rate [30] , showing that the creation of the inversion layer is due to surface generation whereas all other mechanisms (including bulk generation in the depletion layer) are negligible. Importantly, the charge retention times estimated in these experiments are so long that they clearly demonstrate that it is possible to develop nonvolatile memories in Sic.
NONVOLATILE DYNAMIC &%f BASED ON THE lT/lC CELL
The silicon-based DRAMS are based on the so called lT/lC memory cell. Fig. 2 shows the connection of ITIIC cells to form a DRAM array. The capacitors in this array are the memory elements, whereas the MOSFETs are the switches that provide access to the memory elements for information reading and writing. The MOSFETs are off when the gates are not selected (floating) for either information reading or writing. The nonequilibrium state of this memory cell is when the capacitor is charged by positive voltage with respect to the grounded electrode. This means the source-to-bulk junction of the MOSFET is reverse biased to prevent leakage of the nonequilibrium charge. In the silicon implementation, however, the reverse-biased current of the source-to-substrate junction is so high that the capacitor is discharged within tens of milliseconds. Consequently, every cell in the DRAM array bas to be periodically refreshed to maintain the information. When the power is switched off, the memoly loses the infonnation. Because of this, this type of memory is called dynamic RAM. The word dynamic is used to distinguish this type of memory from the static RAM that is based on cells consisting of flip flops. The static RAM is also volatile in the sense that it loses its information when the power is switched off, hut it does not need to be refreshed during the operation. The cell size of the DRAM is much smaller enabling much higher memory capacities cornpared to SRAM. This factor is so important that it is the DRAM that dominates the memory merket for data processing, regardless of the disadvantage related to the need to periodically refresh the memory. If the memory array shown in Fig. 2 is iniplemented into Sic, the memory becomes nonvolatile. This is due the absence of reverse-bias current of the source-to-substrate N-P junction: ( I ) the diffusion current (the current of the minority carriers) does not exist because there are no minority carriers, and (2) the generation current is negligibly small because of the negligibly low surfacegeneration rate. As opposed to any other type of nonvolatile memory, however, this memory can still be used for data processing. This is because the capacitor charging and discharging through the MOSFET enables infinite number of fast writing cycles. To distinguish this unique type of memoiy from the other types of nonvolatile memories, we propose the name nonvolatile dynamic memory. The term dynamic stands next to the term volatile, so it makes it obvious that it does not mean a memory that needs to be reheshed, such as the silicon dynamic RAM (DRAM). Taken together with the term iionvolatile, c~r i a i i i i c means that the memory can be used for data processing, something that cannot be achieved with the memories that are just nonvolatile.
The memory cell in the array shown in Fig. 2 was patented in 1995 by Cooper, Palmour, and Carter [34] . The experimental results in the patent are given for a BJT used in place of the MOSFET, because at that time the surface leakage due to surface generation was too high to enable the use of a MOSFET. Even with the BJT, it was found that the retention time of the memory was limited by leakage through the surface that passivates the P-N junctions.
IV. DISCUSSION
The conversion of the DRAM array of Fig. 2 into a nonvolatile memory, by implementing it into SIC, provides application opportunities. Nonetheless, this type of nonvolatile dynamic memory does not address a very important limitation of the 1TiIC memory cell. This limitation is related to the limited increase of memory capacity. To increase the memory capacity, the cell size has to be decreased, which means the value of the memory capacitance has to be reduced as well. The logic states are memorized as two different values of the capacitance, so the capacitance difference has to be sensed to read the stored information. However, as the capacitance value is decreased it becomes increasingly difficult to sense the difference between the two capacitance levels.
This limitation to the capacity increase is the same for both, the volatile DRAM on Si and the potential nonvolatile dynamic RAM on SIC. A very important advanldge of Si-based DRAM, however, is that it is a well established technology that provides unchallengeable memory capacity for a given price. The implementation of the ITilC based array in S i c would provide the technical advantage of the nonvolatile dynamic RAM, but at a high cost. For that cost, it would appear that competitive applications could be achieved by combining volatile DRAM with flash memories. Therefore, to utilize the unique potential of S i c with passivated surface for developing nonvolatile dynamic memories, new cells need to be developed that would provide increase in memory capacity beyond the level achievable in silicon technology.
V. CONCLUSIONS
SIC is the second semiconductor that has electronically passivated surface to industrial slandards. This passivation has been achieved by the nitrided SicSi02 interface. Given the high-level of development of the first semiconductor with electronically passivated stirkice, the silicon, the superior bulk properties of Sic have to be utilized for potential commercial applications. Thanks to the higher breakdown field of Sic, the most obviuus application is for power MOSFETs. Sic power MOSFETs exceeding the theoretical figure-of-merit of silicon have been demonstrated. Also, S i c power MOSFETs will be able to work at higher temperatures than silicon. Notwithstanding the commercial snccess or otherwise of S i c power MOSFET, the truly remarkable potential for S i c with passivated surface is for memory applic? ' tlOIlS. This is enabled by the facts that there are no minority carriers in the bulk neutral regions of Sic and that the surface generationirecombination rates are extremely low in nitrided SiC-Si07 interfaces. Importantly, SIC enables the development of unique type of memories -noiiiwlarile dynamic mernuries. There is no other technology or material that can provide this feature. However, without a memory capacity increase, a commercial success of Sic memories is not certain. With increased memory capacity. however, Sic-based nonvolatile dynamic meporiils would be in a high-demand application area without any competition.
